487 lines
14 KiB
Text
487 lines
14 KiB
Text
/*
|
|
* Copyright 2015 Maxime Ripard
|
|
*
|
|
* Maxime Ripard <maxime.ripard@free-electrons.com>
|
|
*
|
|
* This file is dual-licensed: you can use it either under the terms
|
|
* of the GPL or the X11 license, at your option. Note that this dual
|
|
* licensing only applies to this file, and not this project as a
|
|
* whole.
|
|
*
|
|
* a) This file is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of the
|
|
* License, or (at your option) any later version.
|
|
*
|
|
* This file is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* Or, alternatively,
|
|
*
|
|
* b) Permission is hereby granted, free of charge, to any person
|
|
* obtaining a copy of this software and associated documentation
|
|
* files (the "Software"), to deal in the Software without
|
|
* restriction, including without limitation the rights to use,
|
|
* copy, modify, merge, publish, distribute, sublicense, and/or
|
|
* sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following
|
|
* conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be
|
|
* included in all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
|
|
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
|
|
* OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
|
|
* NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
|
|
* HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
|
|
* WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
|
* OTHER DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
/dts-v1/;
|
|
#include "sun5i-a13.dtsi"
|
|
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
#include <dt-bindings/interrupt-controller/irq.h>
|
|
|
|
/ {
|
|
model = "NextThing C.H.I.P.";
|
|
compatible = "nextthing,chip", "allwinner,sun5i-r8";
|
|
|
|
aliases {
|
|
i2c0 = &i2c0;
|
|
i2c1 = &i2c1;
|
|
i2c2 = &i2c2;
|
|
serial0 = &uart1;
|
|
serial1 = &uart3;
|
|
};
|
|
|
|
chosen {
|
|
stdout-path = "serial0:115200n8";
|
|
|
|
framebuffer@0 {
|
|
compatible = "allwinner,simple-framebuffer","simple-framebuffer";
|
|
allwinner,pipeline = "de_be0-lcd0-hdmi";
|
|
clocks = <&pll5 1>, <&ahb_gates 36>, <&ahb_gates 43>,<&ahb_gates 44>;
|
|
status = "disabled";
|
|
};
|
|
|
|
framebuffer@1 {
|
|
compatible = "allwinner,simple-framebuffer","simple-framebuffer";
|
|
allwinner,pipeline = "de_be0-lcd0";
|
|
clocks = <&pll5 1>, <&ahb_gates 36>, <&ahb_gates 44>;
|
|
status = "disabled";
|
|
};
|
|
|
|
framebuffer@2 {
|
|
compatible = "allwinner,simple-framebuffer", "simple-framebuffer";
|
|
allwinner,pipeline = "de_be0-lcd0-tve0";
|
|
clocks = <&pll5 1>, <&ahb_gates 34>, <&ahb_gates 36>, <&ahb_gates 44>;
|
|
status = "disabled";
|
|
};
|
|
};
|
|
|
|
dram_vcc: dram_vcc {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "dram-vcc";
|
|
regulator-min-microvolt = <1600000>;
|
|
regulator-max-microvolt = <1600000>;
|
|
vin-supply = <&ipsout>;
|
|
regulator-always-on;
|
|
};
|
|
|
|
ipsout: ipsout {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "ipsout";
|
|
regulator-min-microvolt = <5000000>;
|
|
regulator-max-microvolt = <5000000>;
|
|
regulator-always-on;
|
|
};
|
|
|
|
usb0_vbus: usb0_vbus {
|
|
compatible = "regulator-fixed";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&chip_vbus_pin>;
|
|
|
|
regulator-name = "vbus-usb0";
|
|
regulator-min-microvolt = <5000000>;
|
|
regulator-max-microvolt = <5000000>;
|
|
vin-supply = <&vcc_5v0>;
|
|
gpio = <&pio 1 10 GPIO_ACTIVE_HIGH>; /* PB10 */
|
|
enable-active-high;
|
|
};
|
|
|
|
vcc_3v3: vcc3v3 {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "vcc-3v3";
|
|
regulator-min-microvolt = <3300000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
vin-supply = <&ipsout>;
|
|
regulator-always-on;
|
|
};
|
|
|
|
vcc_5v0: vcc5v0 {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "vcc-5v0";
|
|
regulator-min-microvolt = <5000000>;
|
|
regulator-max-microvolt = <5000000>;
|
|
vin-supply = <&ipsout>;
|
|
regulator-always-on;
|
|
};
|
|
|
|
/*
|
|
* This is actually an active-low reset line for the WLAN
|
|
* part of the WiFi/BT CHIP.
|
|
*
|
|
* Just like for LDO3 and LDO4, we cannot tie it to the DT
|
|
* node of the SDIO device for now, as there is no bindings
|
|
* for it, so we need to have this hack.
|
|
*/
|
|
wifi_reg_on: wifi_reg_on {
|
|
compatible = "regulator-fixed";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&chip_wifi_reg_on_pin>;
|
|
|
|
regulator-name = "wifi-reg-on";
|
|
regulator-min-microvolt = <3300000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
regulator-always-on;
|
|
gpio = <&pio 2 19 GPIO_ACTIVE_HIGH>; /* PC19 */
|
|
enable-active-high;
|
|
};
|
|
};
|
|
|
|
&codec {
|
|
routing =
|
|
"Headphone Jack", "HP Left",
|
|
"Headphone Jack", "HP Right";
|
|
status = "okay";
|
|
};
|
|
|
|
&ehci0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&i2c0 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&i2c0_pins_a>;
|
|
status = "okay";
|
|
|
|
axp209: pmic@34 {
|
|
compatible = "x-powers,axp209";
|
|
reg = <0x34>;
|
|
|
|
/*
|
|
* The interrupt is routed through the "External Fast
|
|
* Interrupt Request" pin (ball G13 of the module)
|
|
* directly to the main interrupt controller, without
|
|
* any other controller interfering.
|
|
*/
|
|
interrupts = <0>;
|
|
|
|
interrupt-controller;
|
|
#interrupt-cells = <1>;
|
|
|
|
regulators {
|
|
vdd_cpu: dcdc2 {
|
|
regulator-min-microvolt = <1000000>;
|
|
regulator-max-microvolt = <1300000>;
|
|
regulator-name = "cpuvdd";
|
|
regulator-always-on;
|
|
};
|
|
|
|
vdd_core: dcdc3 {
|
|
regulator-min-microvolt = <1000000>;
|
|
regulator-max-microvolt = <1300000>;
|
|
regulator-name = "corevdd";
|
|
regulator-always-on;
|
|
};
|
|
|
|
vdd_rtc: ldo1 {
|
|
regulator-min-microvolt = <1300000>;
|
|
regulator-max-microvolt = <1300000>;
|
|
regulator-name = "rtcvdd";
|
|
regulator-always-on;
|
|
};
|
|
|
|
avcc: ldo2 {
|
|
regulator-min-microvolt = <2700000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
regulator-name = "avcc";
|
|
regulator-always-on;
|
|
};
|
|
|
|
/*
|
|
* Both LDO3 and LDO4 are used in parallel to
|
|
* power up the WiFi/BT Chip.
|
|
*
|
|
* If those are not enabled, the SDIO part
|
|
* will not enumerate, and since there's no
|
|
* way currently to pass DT infos to an SDIO
|
|
* device, we cannot really do better than
|
|
* this ugly hack for now.
|
|
*/
|
|
vcc_wifi_1: ldo3 {
|
|
regulator-min-microvolt = <3300000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
regulator-name = "vcc-wifi-1";
|
|
regulator-always-on;
|
|
};
|
|
|
|
vcc_wifi_2: ldo4 {
|
|
regulator-min-microvolt = <3300000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
regulator-name = "vcc-wifi-2";
|
|
regulator-always-on;
|
|
};
|
|
|
|
vcc_1v8: ldo5 {
|
|
regulator-min-microvolt = <1800000>;
|
|
regulator-max-microvolt = <1800000>;
|
|
regulator-name = "vcc-1v8";
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
/*
|
|
* i2c1 is routed to the external pins and doesn't have any device
|
|
* attached to it on the C.H.I.P itself.
|
|
*/
|
|
&i2c1 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&i2c1_pins_a>;
|
|
status = "okay";
|
|
};
|
|
|
|
&i2c2 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&i2c2_pins_a>;
|
|
status = "okay";
|
|
|
|
xio: gpio@38 {
|
|
compatible = "nxp,pcf8574a";
|
|
reg = <0x38>;
|
|
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
|
|
interrupt-parent = <&pio>;
|
|
interrupts = <6 0 IRQ_TYPE_EDGE_FALLING>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
};
|
|
};
|
|
|
|
&mmc0_pins_a {
|
|
allwinner,pull = <SUN4I_PINCTRL_PULL_UP>;
|
|
};
|
|
|
|
&mmc0 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&mmc0_pins_a>;
|
|
vmmc-supply = <&vcc_3v3>;
|
|
bus-width = <4>;
|
|
non-removable;
|
|
status = "okay";
|
|
};
|
|
|
|
&nfc {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&nand_pins_a &nand_cs0_pins_a &nand_rb0_pins_a>;
|
|
status = "okay";
|
|
|
|
nand@0 {
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
reg = <0>;
|
|
allwinner,rb = <0>;
|
|
nand-ecc-mode = "hw";
|
|
nand-rnd-mode = "hw";
|
|
nand-ecc-step-size = <1024>;
|
|
nand-ecc-strength = <56>;
|
|
nand-on-flash-bbt;
|
|
nand-randomizer-seeds = /bits/ 16 <
|
|
0x2b75 0x0bd0 0x5ca3 0x62d1 0x1c93 0x07e9 0x2162 0x3a72
|
|
0x0d67 0x67f9 0x1be7 0x077d 0x032f 0x0dac 0x2716 0x2436
|
|
0x7922 0x1510 0x3860 0x5287 0x480f 0x4252 0x1789 0x5a2d
|
|
0x2a49 0x5e10 0x437f 0x4b4e 0x2f45 0x216e 0x5cb7 0x7130
|
|
0x2a3f 0x60e4 0x4dc9 0x0ef0 0x0f52 0x1bb9 0x6211 0x7a56
|
|
0x226d 0x4ea7 0x6f36 0x3692 0x38bf 0x0c62 0x05eb 0x4c55
|
|
0x60f4 0x728c 0x3b6f 0x2037 0x7f69 0x0936 0x651a 0x4ceb
|
|
0x6218 0x79f3 0x383f 0x18d9 0x4f05 0x5c82 0x2912 0x6f17
|
|
0x6856 0x5938 0x1007 0x61ab 0x3e7f 0x57c2 0x542f 0x4f62
|
|
0x7454 0x2eac 0x7739 0x42d4 0x2f90 0x435a 0x2e52 0x2064
|
|
0x637c 0x66ad 0x2c90 0x0bad 0x759c 0x0029 0x0986 0x7126
|
|
0x1ca7 0x1605 0x386a 0x27f5 0x1380 0x6d75 0x24c3 0x0f8e
|
|
0x2b7a 0x1418 0x1fd1 0x7dc1 0x2d8e 0x43af 0x2267 0x7da3
|
|
0x4e3d 0x1338 0x50db 0x454d 0x764d 0x40a3 0x42e6 0x262b
|
|
0x2d2e 0x1aea 0x2e17 0x173d 0x3a6e 0x71bf 0x25f9 0x0a5d
|
|
0x7c57 0x0fbe 0x46ce 0x4939 0x6b17 0x37bb 0x3e91 0x76db>;
|
|
|
|
spl@0 {
|
|
label = "SPL";
|
|
reg = /bits/ 64 <0x0 0x400000>;
|
|
nand-ecc-mode = "hw_syndrome";
|
|
nand-rnd-mode = "hw";
|
|
nand-ecc-step-size = <1024>;
|
|
nand-ecc-strength = <40>;
|
|
nand-randomizer-seeds = /bits/ 16 <0x4a80>;
|
|
};
|
|
|
|
spl-backup@400000 {
|
|
label = "SPL.backup";
|
|
reg = /bits/ 64 <0x400000 0x400000>;
|
|
nand-ecc-mode = "hw_syndrome";
|
|
nand-rnd-mode = "hw";
|
|
nand-ecc-step-size = <1024>;
|
|
nand-ecc-strength = <40>;
|
|
nand-randomizer-seeds = /bits/ 16 <0x4a80>;
|
|
};
|
|
|
|
u-boot@800000 {
|
|
label = "U-Boot";
|
|
reg = /bits/ 64 <0x800000 0x400000>;
|
|
nand-ecc-mode = "hw";
|
|
nand-rnd-mode = "hw";
|
|
nand-ecc-step-size = <1024>;
|
|
nand-ecc-strength = <56>;
|
|
nand-randomizer-seeds = /bits/ 16 <
|
|
0x2b75 0x0bd0 0x5ca3 0x62d1 0x1c93 0x07e9 0x2162 0x3a72
|
|
0x0d67 0x67f9 0x1be7 0x077d 0x032f 0x0dac 0x2716 0x2436
|
|
0x7922 0x1510 0x3860 0x5287 0x480f 0x4252 0x1789 0x5a2d
|
|
0x2a49 0x5e10 0x437f 0x4b4e 0x2f45 0x216e 0x5cb7 0x7130
|
|
0x2a3f 0x60e4 0x4dc9 0x0ef0 0x0f52 0x1bb9 0x6211 0x7a56
|
|
0x226d 0x4ea7 0x6f36 0x3692 0x38bf 0x0c62 0x05eb 0x4c55
|
|
0x60f4 0x728c 0x3b6f 0x2037 0x7f69 0x0936 0x651a 0x4ceb
|
|
0x6218 0x79f3 0x383f 0x18d9 0x4f05 0x5c82 0x2912 0x6f17
|
|
0x6856 0x5938 0x1007 0x61ab 0x3e7f 0x57c2 0x542f 0x4f62
|
|
0x7454 0x2eac 0x7739 0x42d4 0x2f90 0x435a 0x2e52 0x2064
|
|
0x637c 0x66ad 0x2c90 0x0bad 0x759c 0x0029 0x0986 0x7126
|
|
0x1ca7 0x1605 0x386a 0x27f5 0x1380 0x6d75 0x24c3 0x0f8e
|
|
0x2b7a 0x1418 0x1fd1 0x7dc1 0x2d8e 0x43af 0x2267 0x7da3
|
|
0x4e3d 0x1338 0x50db 0x454d 0x764d 0x40a3 0x42e6 0x262b
|
|
0x2d2e 0x1aea 0x2e17 0x173d 0x3a6e 0x71bf 0x25f9 0x0a5d
|
|
0x7c57 0x0fbe 0x46ce 0x4939 0x6b17 0x37bb 0x3e91 0x76db>;
|
|
};
|
|
|
|
env@c00000 {
|
|
label = "env";
|
|
reg = /bits/ 64 <0xc00000 0x400000>;
|
|
nand-ecc-mode = "hw";
|
|
nand-rnd-mode = "hw";
|
|
nand-ecc-step-size = <1024>;
|
|
nand-ecc-strength = <56>;
|
|
nand-randomizer-seeds = /bits/ 16 <
|
|
0x2b75 0x0bd0 0x5ca3 0x62d1 0x1c93 0x07e9 0x2162 0x3a72
|
|
0x0d67 0x67f9 0x1be7 0x077d 0x032f 0x0dac 0x2716 0x2436
|
|
0x7922 0x1510 0x3860 0x5287 0x480f 0x4252 0x1789 0x5a2d
|
|
0x2a49 0x5e10 0x437f 0x4b4e 0x2f45 0x216e 0x5cb7 0x7130
|
|
0x2a3f 0x60e4 0x4dc9 0x0ef0 0x0f52 0x1bb9 0x6211 0x7a56
|
|
0x226d 0x4ea7 0x6f36 0x3692 0x38bf 0x0c62 0x05eb 0x4c55
|
|
0x60f4 0x728c 0x3b6f 0x2037 0x7f69 0x0936 0x651a 0x4ceb
|
|
0x6218 0x79f3 0x383f 0x18d9 0x4f05 0x5c82 0x2912 0x6f17
|
|
0x6856 0x5938 0x1007 0x61ab 0x3e7f 0x57c2 0x542f 0x4f62
|
|
0x7454 0x2eac 0x7739 0x42d4 0x2f90 0x435a 0x2e52 0x2064
|
|
0x637c 0x66ad 0x2c90 0x0bad 0x759c 0x0029 0x0986 0x7126
|
|
0x1ca7 0x1605 0x386a 0x27f5 0x1380 0x6d75 0x24c3 0x0f8e
|
|
0x2b7a 0x1418 0x1fd1 0x7dc1 0x2d8e 0x43af 0x2267 0x7da3
|
|
0x4e3d 0x1338 0x50db 0x454d 0x764d 0x40a3 0x42e6 0x262b
|
|
0x2d2e 0x1aea 0x2e17 0x173d 0x3a6e 0x71bf 0x25f9 0x0a5d
|
|
0x7c57 0x0fbe 0x46ce 0x4939 0x6b17 0x37bb 0x3e91 0x76db>;
|
|
};
|
|
|
|
rootfs@1000000 {
|
|
label = "rootfs";
|
|
reg = /bits/ 64 <0x1000000 0x1ff000000>;
|
|
slc-mode;
|
|
nand-ecc-mode = "hw";
|
|
nand-rnd-mode = "hw";
|
|
nand-ecc-step-size = <1024>;
|
|
nand-ecc-strength = <56>;
|
|
nand-randomizer-seeds = /bits/ 16 <
|
|
0x2b75 0x0bd0 0x5ca3 0x62d1 0x1c93 0x07e9 0x2162 0x3a72
|
|
0x0d67 0x67f9 0x1be7 0x077d 0x032f 0x0dac 0x2716 0x2436
|
|
0x7922 0x1510 0x3860 0x5287 0x480f 0x4252 0x1789 0x5a2d
|
|
0x2a49 0x5e10 0x437f 0x4b4e 0x2f45 0x216e 0x5cb7 0x7130
|
|
0x2a3f 0x60e4 0x4dc9 0x0ef0 0x0f52 0x1bb9 0x6211 0x7a56
|
|
0x226d 0x4ea7 0x6f36 0x3692 0x38bf 0x0c62 0x05eb 0x4c55
|
|
0x60f4 0x728c 0x3b6f 0x2037 0x7f69 0x0936 0x651a 0x4ceb
|
|
0x6218 0x79f3 0x383f 0x18d9 0x4f05 0x5c82 0x2912 0x6f17
|
|
0x6856 0x5938 0x1007 0x61ab 0x3e7f 0x57c2 0x542f 0x4f62
|
|
0x7454 0x2eac 0x7739 0x42d4 0x2f90 0x435a 0x2e52 0x2064
|
|
0x637c 0x66ad 0x2c90 0x0bad 0x759c 0x0029 0x0986 0x7126
|
|
0x1ca7 0x1605 0x386a 0x27f5 0x1380 0x6d75 0x24c3 0x0f8e
|
|
0x2b7a 0x1418 0x1fd1 0x7dc1 0x2d8e 0x43af 0x2267 0x7da3
|
|
0x4e3d 0x1338 0x50db 0x454d 0x764d 0x40a3 0x42e6 0x262b
|
|
0x2d2e 0x1aea 0x2e17 0x173d 0x3a6e 0x71bf 0x25f9 0x0a5d
|
|
0x7c57 0x0fbe 0x46ce 0x4939 0x6b17 0x37bb 0x3e91 0x76db>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&ohci0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&otg_sram {
|
|
status = "okay";
|
|
};
|
|
|
|
&pio {
|
|
chip_vbus_pin: chip_vbus_pin@0 {
|
|
allwinner,pins = "PB10";
|
|
allwinner,function = "gpio_out";
|
|
allwinner,drive = <SUN4I_PINCTRL_10_MA>;
|
|
allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
|
|
};
|
|
|
|
chip_wifi_reg_on_pin: chip_wifi_reg_on_pin@0 {
|
|
allwinner,pins = "PC19";
|
|
allwinner,function = "gpio_out";
|
|
allwinner,drive = <SUN4I_PINCTRL_10_MA>;
|
|
allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
|
|
};
|
|
|
|
chip_id_det_pin: chip_id_det_pin@0 {
|
|
allwinner,pins = "PG2";
|
|
allwinner,function = "gpio_in";
|
|
allwinner,drive = <SUN4I_PINCTRL_10_MA>;
|
|
allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
|
|
};
|
|
};
|
|
|
|
&uart1 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&uart1_pins_b>;
|
|
status = "okay";
|
|
};
|
|
|
|
&uart3 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&uart3_pins_a>,
|
|
<&uart3_pins_cts_rts_a>;
|
|
status = "okay";
|
|
};
|
|
|
|
&usb_otg {
|
|
dr_mode = "otg";
|
|
status = "okay";
|
|
};
|
|
|
|
&usbphy {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&chip_id_det_pin>;
|
|
status = "okay";
|
|
|
|
usb0_id_det-gpio = <&pio 6 2 GPIO_ACTIVE_HIGH>; /* PG2 */
|
|
|
|
usb0_vbus-supply = <&usb0_vbus>;
|
|
usb1_vbus-supply = <&vcc_5v0>;
|
|
};
|
|
|
|
|